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Abstract— In this talk, we will introduce a novel methodology 
using existing electromagnetic modelling tools for interconnect 
and packaging structures to simulate and model the temperature 
distribution without major modifications to these tools or 
simulated structures.  This methodology can easily be integrated 
with the chip technology information and frame an electrical 
circuit simulator into an automatic, template-based simulation 
and optimization flow.   
 
A new accurate closed-form thermal model is further developed 
to simplify unnecessary object details. The model allows an 
equivalent medium with effective thermal conductivity (isotropic 
or anisotropic) to replace details in non-critical regions 
accurately so that complex interconnect structures can be 
simulated at a system level. Using these techniques, we 
demonstrate the modelling capability of very complex on-chip 
interconnects, packaging, and 3D integration technologies.  
I. INTRODUCTION 
With the shrinking size of silicon devices, both passage 
current density and effective copper resistivity in VLSI are 
rising [1]. The thermal resistances from metal wires to the 
silicon substrate are higher due to the inclusion of more metal 
layers and low permittivity materials in the backend. 
Meanwhile, to improve the VLSI performance and 
heterogeneous integration of technologies on a single die, 3D 
integration technologies are being pursued [2]. Because device 
layers are stacked on top of each other, 3DI faces more serious 
thermal challenges. Hence, the Joule heating due to the 
passage current in on-chip interconnect, packaging and 3DI 
vias are becoming more important. It leads an additional 
temperature rises on top of the junction temperature or the 
temperature near the silicon surface. Without considering 
these effects, many reliability degradations could be easily 
underestimated, such as temperature dependent 
electromigration, stress migration and inter-metal dielectric 
leakage.  
 
Efficient thermal analysis in complex VLSI problems with 
the consideration of every entity (such as wires, vias, 
substrate, and multiple dielectrics) has not been demonstrated. 
Most methodologies used by industries are implemented in 
standalone tools, which can only handle relatively small size 
problems and are difficult to be integrated with existing EDA 
design flows. Some methods are using approximate analytical 
models for thermal analysis [2]-[4]. Although one can obtain 
results quickly through these analytical models, their certain 
deficiencies have to be solved.  
 
Recently, a methodology was developed by exploiting the 
well known analogy between electrical and thermal problems 
[5]. It produces a general fast 3D thermal analysis engine for 
on-chip interconnect, packaging and 3DI using an existing 
electrical resistance extraction tool [6]. It is naturally 
compatible with the IC design environment, where electrical 
analysis is dominant. However the approximation in [5] that 
treats the power consuming wire as a single equal potential 
port is not valid if the temperature gradient along the wire 
cannot be ignored. To solve this issue, the non-equal potential 
port is introduced. This paper further pursues a novel and 
accurate empirical model to allow isotropic and anisotropic 
equivalent medium replacement of the non-critical region 
details with minimal error. Thermal analysis of realistic and 
complex interconnect stacks using proposed methods are 
subsequently demonstrated. 
II. SIMULATION METHODOLOGY 
A brief workflow of the proposed method is shown in Fig. 
1. It starts from obtaining layout geometries and material 
properties. A model for electrical analysis (E Model) is 
generated. If the problem size is too large, non-critical details 
are replaced by equivalent media. Then thermal boundary 
conditions, such as heat sources and heat sinks, are added to 
form a thermal model (T Model). Using an electrical 
resistance solver [6], the thermal model is processed by the 
electrical resistance solver to generate either the temperature 
profile or the thermal resistance network in the SPICE netlist. 
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The basic idea behind the methodology is based on the 
equivalence between the static electrical Laplace equation and 
the steady state heat conduction equation. The first one is 
expressed as: 
( ) 0el elJ σ φ∇ ⋅ = ∇⋅ − ∇ =                         (1) 
where Jel is the electrical current density; σel is the electrical 
conductivity; φ is the electrical potential. The heat conduction 
equation is written as: 
( )th thJ T pκ∇ ⋅ = ∇⋅ − ∇ =                        (2) 
where Jth is the heat flux density; κth is the thermal 
conductivity; T is the temperature; p is the heating power 
density. It is clear that T is analogous to φ, Jth is analogous to 
Jel, and κth is analogous to σel; the thermal resistance is 
analogous to the electrical resistance.  
Fig. 1. Flowchart illustrating various steps in the 3D thermal simulation using 
an electrical (resistance extraction) solver. 
   
 Thermal boundary conditions are realized using electrical 
sources in the resistance solver. There are several important 
thermal boundary conditions that have to be replaced by 
limited source options. The constant temperature boundary 
condition, the most popular one for the ambient temperature 
setup, is represented by a voltage source. If only the current 
source is allowed in the resistance solver, a very small parallel 
resister has to be added to create a voltage source.  Another 
boundary condition is the heat density per unit area, which can 
be easily replaced by the current source. However, because of 
limited thermal conductivities, the non-equal potential 
(temperature) distribution has to be guaranteed. Hence, a 
series of current sources instead of one is added to enable the 
heat density boundary condition. The third thermal boundary 
condition is the Joule heating boundary condition.  Obviously 
it is a function of wires’ resistivity and current. Its 
implementation needs the pre-calculation of consumed power 
of metal segments and then sets the heat density boundary 
condition according to current directions. 
 
Hence, it is feasible to develop a fast thermal analysis 
engine for on-chip interconnect, packaging, and 3DI using 
existing electrical resistance solvers. There is another reason 
driving this effort:  the thermal-electrical coupling effect. The 
temperature rise increases the material resistivity according to 
the temperature coefficient of resistance (TCR). This changes 
the current distribution and power consumption (Joule heating) 
inside conductors.  In return it alters the temperature profile. 
Hence, the workflow in Fig. 1 shall be a closed loop instead of 
an open loop. The temperature profile output shall be fed back 
to update the material property. New power consumption of 
wire segments must be modified.  An iterative process is 
required for a true steady state result if Joule heating is centric 
to the problem.  We have done this work through 
collaborations with Georgia Institute of Technology (GIT).  
Significant changes were observed over the closed loop 
iteration.  Because we are using the same solver, meshing and 
solving processes could be correlated and optimized easily.  
Hence, a unified solver is preferred.  
 
An electrical resistance solver (IBM RGEN) using the finite 
difference method (FDM) is employed for the proposed 
thermal analysis. Validation studies have been conducted 
through canonical benchmarks against theoretical formula and 
a popular commercial tool [2][3][5]. Excellent agreements 
have been achieved. There are trade-offs between accuracy 
and computation time in both tools. However, to achieve the 
same accuracy, RGEN based analysis was much faster than 
some commercial tools. It should be noticed that RGEN does 
not depend on manual meshing. But the manual mapped 
meshing of some commercial tool requires manually 
definition of the object mesh in a correct order, which 
definitely is not feasible for complex VLSI problems. 
Meanwhile our proposed methodology can be easily 
integrated with VLSI EDA workflows. Actually this work has 
been implemented into our cross-platform 3DI thermal map 
generation flow smoothly and seamlessly. 
 
III. EQUIVALENT THERMAL CONDUCTIVITY APPROXIMATION 
To further reduce the computation time and memory usage, 
an equivalent medium with effective thermal conductivity κeff 
can be used to replace the detailed metal fills in non-critical 
regions. This idea was also introduced in [1] and [4]. However, 
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Fig. 2. Schematic plot of the 
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ground planes. 
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Fig. 3. Schematic plot of a backend 
interconnect stack (source: [3]).
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those analytical models are not comprehensive enough for 
practical needs. 
  
Our novel model is based on the fact that the electrostatic 
and thermal problems have similar physical nature. The 
electrostatic Poisson’s equation is expressed as 
( )D ε φ ρ∇⋅ = ∇⋅ − ∇ =                               (3) 
where D is the electrical displacement flux; ε is the material 
permittivity; ρ is the charge density. The similarity between (2) 
and (3) shows that the thermal conductance is analogous to the 
electrical capacitance. But it requires that the majority electric 
field is within bonding dielectrics if we take advantage of 
corresponding capacitance problems. Or the analogy will 
require 0 relative permittivity since the electrical potential 
field can penetrate the vacuum. Since most VLSI problems 
meet this requirement, the interconnect capacitance models 
can be used for thermal analysis. It indicates that a 
capacitance solver could help to establish the thermal 
resistance network under the above assumption, too. 
 
    An interconnect capacitance model is shown in Fig. 2. The 
empirical interconnect capacitance model in [7] is chosen. The 
wire-to-ground capacitance per unit length (CGND) is written as 
( )
( ) ( ) ( )
1.343 1.421
0.0476 0.0337
1.086 1 0.68 0.9964
2 , , ,
wire ILDt d d t
GND ILD
ILD wire ILD wire ILD
C w t e e
d d t t t func w t t d
ε − −= + + −
⋅ + =⎡ ⎤⎣ ⎦
 (4) 
(for 0.3 / 10,0.3 / 10,0.3 / 10ILD ILD wire ILDw t d t t t≤ ≤ ≤ ≤ ≤ ≤ ) 
where tILD is the distance between wire and ground; twire is the 
wire thickness; w is the wire width; d is the wire spacing. It 
should be noticed that the temperature gradient in metal wires 
are much lower than that in dielectric due to very high metal 
thermal conductivity. Substituting CGND/ε with 1/κDielRw2g , we 
can get 
( )21 , , ,th w g wire ILDR func w t t dκ =                      (5) 
Hence, the total unit area thermal resistance for a Manhattan 
interconnect stack can be expressed as 
( )
( )
1
, - , ,
1
, - , , ,
(1 )
(1 )  4
||
||
n
total i no vias i via i via
i
n no vias i via n via n wire
R R f A R f
R f A R R f
−
=
⎡ ⎤= −⎣ ⎦
⎡ ⎤⎡ ⎤+ − +⎣ ⎦ ⎣ ⎦
∑         (6) 
where n is the number of metal wire layers; i stands for the ith 
layer; Ri,no-vias =  Rw2g (w + d) is the unit area thermal 
resistance between the ith and the (i-1)th wire layers when vias 
are not considered; Ri,via = (ti,ILD + ti,wire) / κmetal Ai,via is the via 
thermal resistance of the ith ILD layer; Rn,wire is the thermal 
resistance of top layer wire between two vias; Ai,via is the via 
area of ith layer; f is the via density. The schematic plot of the 
model structure is shown in Fig. 3. 
 
TABLE I 
RESULTS OF UNIT AREA THERMAL RESISTANCE WITHOUT 
VIAS USING DIFFERENT NUMERICAL OR ANALYTICAL METHODS 
 Wire density = 0.5 Wire density = 0.167 
 
Thermal 
resistance  Rtotal 
(K-mm2/W) 
Error 
w.r.t. [3] 
Thermal 
resistance  Rtotal 
(K-mm2/W) 
Error 
w.r.t. [3]
Simulation [3] 4.1  5.7  
Model in [1] 3.90 -4.9% 3.92 -31.3% 
Model in [4] 4.69 14.4% 13.14 130.5% 
Our Model 3.97 -3.2% 6.26 9.8% 
 
 
Fig. 4. Zoomed in view of a 45 nm technology backend structure. The 
monitored VDD wire is from x = 0 μm, y = −125 to 125 μm, z = 1.296 μm. The 
monitored S4 wire is from x = 0.938 μm, y = −125 to 125 μm, z = 1.296 μm 
 
Table I compares our empirical model with the analytical 
methods from [1] and [4] for a no via case. The simulation 
data from [3] are used as the reference. It is seen that our 
model gives much better accuracy.  
 
IV. THERMAL GUIDELINE STUDY OF A 45NM VLSI STACK 
As a demonstration, a complex 45 nm technology backend 
stack was analyzed using the method proposed in Fig. 4, 
which shows a zoomed view. The width and length of the 
structure are 2.28 μm (0 ≤ x ≤ 2.28 μm) and 330 μm (-165 μm 
≤ y ≤ 165 μm) respectively. Seven interconnect layers are 
included. The self-heating effect of a practical backend stack 
can be evaluated by analyzing the thermal profile of this 
intermediate structure because: (a) a structure with adiabatic 
boundary condition remains equivalent if it is mirrored to a 
symmetrical structure and duplicated periodically (this 
structure can be mirrored to -2.28 μm ≤ x ≤ 0 and duplicated 
periodically); (b) layer 8 and above do not have a non-
negligible effect on the thermal profile if the self-heating of 5th 
layer is studied. In this work, 8 signal wires (250 μm long) in 
the 5th wire layer and their vias are injected with the root mean 
square (RMS) current. The maximum temperatures of an 
excited signal wire and a neighbor victim VDD wire are 
monitored. The reason for monitoring the victim VDD is that 
the power wires (VDD  and GND wires) are more vulnerable to 
electromigration because of polarized current stress. The 
current in signal wires is obtained through the electrical 
backend simulation. To drive the signal wire, an inverter with 
2.6 μm wide NMOS and 4.4 μm wide PMOS is used to drive 
another inverter with 7.8 μm wide NMOS and 13.2 μm wide 
PMOS. The RMS current is not uniform along the wire. This 
is because more current is required to charge and discharge 
the interconnect capacitance at the input of signal wires (or at 
the output of the previous stage CMOS driver).  
 
There are about 15 million meshed unknowns for the 
simulation while the computation time is 6.3 hours. The 
simulation results are shown in Fig. 5. The maximum 
temperature rise is 5.6 K in the heated signal vias for S4 wire. 
The maximum temperature rise in the victim VDD wire is 4.4 K, 
M1
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M4
M5
M7
M6
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which can have significant impact on EM lifetime degradation. 
The corresponding degradation in the mean time to failure 
(MTTF) of the victim VDD wire is 19.3% at a junction 
temperature of 343 K (MTTF at 347.4 K w.r.t. 343 K) 
according to Black’s equation and the activation. 
  
(a) y = −124.95 μm                                       (b) y = −124 μm 
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(c) y = −95 μm                            (d) Along the wires 
 
 
The heat dissipation in y direction is not ignorable for 
regions close to (< 40 μm) signal vias. For such a situation, 
equivalent media with anisotropic thermal conductivities can 
be applied. As an accuracy verification, three cases (Fig. 6.a) 
are compared (assume Vn is the via layer between Mn and 
Mn-1 layer in Fig. 4.): case 1 replaces structures from V1 to 
V3 that are 40 μm away from signal vias using equivalent 
isotropic media; case 2 replaces structures from V1 to V3 that 
are 1.7 μm away from the signal vias using equivalent 
isotropic media; case 3 replaces structures from V1 to V3 that 
are 1.7 μm away from signal vias using anisotropic media. As 
shown in Fig. 6.b and Fig. 6.c, regarding case 1 result as the 
reference, case 3 shows much better accuracy than that of case 
2. And the computation time of case 3 is comparable to case 2. 
V. SUMMARY 
In this work, an efficient and accurate thermal profile 
acquisition method for complex VLSI interconnect, packaging 
and 3DI structures is achieved by using purely electrical 
simulations and modeling approaches. Then we developed a 
novel accurate empirical thermal model from the electrical 
capacitance model. The empirical thermal model has been 
used in deriving the equivalent media to replace complex but 
non critical regions. Excellent agreements have been achieved 
by using the proposed methods. For practical design purposes, 
the thermal profile of a 45nm backend interconnect structure 
has been solved.  
 
(a) Equivalent medium replacement of Fig. 4. 
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(b)  Error w.r.t. case 1 along S4             (c) Error w.r.t. case 1 along VDD 
 
 
S4 VDD Computation 
time (hour) ΔTmax (K) Error w.r.t. 
case 1 
ΔTmax (K) Error w.r.t. 
case 1 
Case 1 5.5767 - 4.4945 - 6.3 
Case 2 5.7225 2.61% 4.5763 1.82% 3.2 
Case 3 5.5537 -0.41% 4.4746 -0.44% 4.0 
(d) Comparison of accuracy and computation time 
 
Fig. 6. (a) Backend structure shown in Fig. 4 is modified by equivalent media 
for regions that are 1.7 μm away from signal vias. For both isotropic (case 2) 
and anisotropic (case 3) replacement, the error w.r.t. case 1 (Fig. 5.d) of 
temperature distribution along (b) an excited signal wire (S4) with maximum 
temperature rise (x = 0.938 μm) and (c) the victim VDD wire (x = 0 μm) in 
the same metal layer (M5 layer). The accuracy and computation time of the 
three cases are summarized in (d). 
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